Differential-to-single ended signal converter circuit and method

ABSTRACT

A differential-to-single ended converter circuit can include a latching circuit having first and second latch field effect transistors (FETs) with drains and gates cross-coupled between a first latch node and a second latch node. The source-drain paths of the first and second latch FETs are coupled to a first reference potential node via separate current paths. A sense circuit can include a first sense FET having a source-drain path coupled between the first sense node and the first reference potential node, and a gate coupled to a first input node. A second sense FET has a source-drain path coupled between the second sense node and the first reference potential node, and a gate coupled to a second input node. An output circuit can have a first output FET with a source-drain path coupled between a first output supply node and an output signal node, and a gate coupled to the first latch node, and a second output FET with a source-drain path coupled between the output signal node and a second output supply node.

This application claims the benefit of U.S. provisional application Ser. No. 60/752,804 filed Dec. 21, 2005, the contents of which are incorporated by reference herein.

TECHNICAL FIELD

The present invention relates generally to electronic circuits, and more particularly to signal converter circuits that can convert one or more received input signals into one or more output signals of a different convention type than the input signal(s).

BACKGROUND OF THE INVENTION

A signal converter circuit can convert input signals having a particular convention (e.g., shape, amplitude, number of phases, and/or offset) for use by other circuits that require a different signal convention. One type of conversion can be from two differential input signals into one single swing output signal.

To better understand various features of the disclosed embodiments, conventional approaches to converting differential input signals into a single ended output signal will first be described.

A conventional solution for differential to single-ended signal conversion can utilize a differential pair based comparator. For example, a conventional differential complementary metal-oxide-semiconductor (CMOS) or bipolar transistor based differential comparator can be used to detect when two differential input signals vary from one another. Such conventional solutions are typically designed to function with differential signals having a crossing point at or near a midpoint between a maximum and minimum voltage of the input signals. Such a constraint can arise as differential pair based comparators typically operate within a finite common-mode voltage range.

Differential signals can take various forms, and can include “latched” differential signals. Latched differential signals can be two signals that vary between a maximum signal value and minimum signal value in the same general time frame. Thus, at the time one signal transitions from high-to-low, the other signal can be transitioning from low-to-high.

In some cases, latched differential signals can have crossing points near either the minimum or maximum signal value. Examples of such signal crossings are shown in FIGS. 13A and 13B. Both FIGS. 13A and 13B are timing diagrams showing two signals VIN+ and VIN− that can vary between a maximum voltage V_(HIGH) and a minimum voltage V_(LOW). FIG. 13A shows a signal crossing point close a minimum voltage V_(LOW). FIG. 13B shows a signal crossing point close to a maximum voltage V_(HIGH).

When differential signals have such low or high crossing points, the signals can be outside the input voltage range of a conventional differential pair based comparator input as they drive to either the positive or negative supply voltages. In addition, such signals may not exhibit sufficient differential voltage to fully switch output states (high, low) of a conventional differential to single ended signal converter.

One type of circuit that can generate latched differential signals can be a particular class of oscillators that generate differential oscillating signals via a pair of cross-coupled latches. Such latches are typically have a NAND or NOR latch configuration. In particular, n-type field effect transistor (NFET) or p-type field effect transistor (PFET) logic implementations of a NAND or NOR latch oscillator architecture can generate latched differential output signals, such as those shown in FIGS. 13A and 13B. In such arrangements, V_(HIGH) can be a positive supply voltage and/or max swing voltage and V_(LOW) can be a negative supply voltage and/or minimum swing voltage.

Example delay cells that can be used in oscillator circuits are shown in U.S. patent application Ser. No. 11/415,588, filed on May 1, 2006, titled VOLTAGE CONTROLLED OSCILLATOR DELAY CELL AND METHOD by Sividasan et al.

Conventional differential to single ended solutions that rely on differential sensing may not be suitable for use with latched differential signals like those described above. In particular, as noted above, attempts to convert such latched differential signals may not work due to the common-mode input voltage being out of range. In addition, when such circuits do detect a change in such differential input signals, errors in determining the correct switching point can occur, resulting in duty cycle distortion and/or conversion timing jitter in the corresponding single ended output signal.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block schematic diagram of a differential-to-single ended converter circuit according to a first embodiment of the present invention.

FIGS. 2A to FIG. 2F are circuit diagrams showing devices that can be used in the embodiment of FIG. 1.

FIG. 3 is a schematic diagram of a NAND type differential-to-single ended converter circuit according to a second embodiment of the present invention.

FIG. 4 is a schematic diagram of a NOR type differential-to-single ended converter circuit according to another embodiment of the present invention.

FIG. 5 is a block schematic diagram of a ring type oscillator circuit according to an embodiment.

FIG. 6 is a block schematic diagram of a phase lock loop (PLL) circuit according to an embodiment.

FIG. 7 is a schematic diagram of an NMOS NAND input section according to an embodiment.

FIG. 8 is a schematic diagram of a PMOS NAND input section according to an embodiment.

FIG. 9 is a schematic diagram of a PMOS NAND input section according to an embodiment.

FIG. 10 is a schematic diagram of a PMOS NOR input section according to an embodiment.

FIG. 11 is a schematic diagram of a load section according to an embodiment.

FIG. 12 is a schematic diagram of an output section according to an embodiment.

FIGS. 13A and 13B are waveforms showing differential latched input signals.

DETAILED DESCRIPTION

Various embodiments of the present invention will now be described in detail with reference to a number of drawings. The embodiments show circuits that can convert differential input signals to a single ended output signal.

A differential to single ended conversion circuit according to a first embodiment is shown in block schematic diagram in FIG. 1, and designated by the general reference character 100. A circuit 100 can receive an input that includes a first differential input signal IN+ and a second differential input signal IN−, and can provide a single ended output signal OUT.

A circuit 100 can include an input section 102, a load section 104, and an output section 106. An input section 102 can latch opposite states based on differential input signals.

In the particular example of FIG. 1, an input section 102 can include a differential sense section 108 and a latching section 110. A differential sense section 108 can include a first sense device 108-0 and a second sense device 108-1. Sense devices (108-0 and 108-1) can be active device, such as transistors, that can provide a controllable impedance path (e.g., source-drain, collector-emitter) according to a control terminal (e.g., gate or base). Sense device 108-0 can receive first input signal IN+ at a control terminal. In response to such an input signal, sense device 108-0 can alter a potential at a first node 112-0. In a similar fashion, sense device 108-1 can alter a potential at a second node 112-1 in response to input signal IN− at its corresponding control terminal.

A latching section 110 can include first and second latching devices 110-0 and 110-1 that can include controllable impedance paths that vary according to corresponding control terminals. Latching devices (110-0 and 110-1) can be connected to one another in a “cross-coupled” fashion. In particular, the control terminal of one latching device is connected to the controllable impedance path of the other latching device, and vice versa. In such an arrangement, when a potential and/or current flow difference between first and second nodes (112-0 and 112-1) exceeds a certain amount, latching section 110 can latch first and second nodes (112-0 and 112-1) at opposite states. Latching devices (110-0 and 110-1) can be connected to a first power supply voltage V1 by separate current paths 114-0 and 114-1, respectively.

Input section 102 can also include current sources 116-0 and 116-1. A current source 106-0 can be connected between a second power supply voltage V2 and a first node 112-0. In a similar fashion, a current source 112-1 can be connected through a second power supply voltage V2 and a second node 112-1.

It is noted that an input section 102, unlike conventional delay stages mentioned above, does not provide current steering through a single current source/sink path. That is, by providing separate current paths (114-0 and 114-1), an input section can provide an advantageous switching operation. Even more particularly, an input section can be constructed to operate in either a “NOR” fashion or a “NAND” fashion. In a NOR configuration, both first and second sense devices (108-0 and 108-1) can conduct essentially no current up to a crossing point of input signals IN+ and IN−. At, or very close to a crossing point, one sense device can be turned on, causing a latching state to switch. In a similar fashion, in a NAND configuration, both first and second sense devices (108-0 and 108-1) can be conducting current up until a crossing point of input signals IN+ and IN−. At, or very close to a crossing point, one sense device can be turned off, causing a latching state to switch. Very specific examples of NOR and NAND configurations will be described in more detail below.

A load section 104 can provide loads for first and second nodes (112-0 and 112-1). In the example of FIG. 1, a load section 104 can include load devices 118-0 and 118-1. Load device 118-0 can be connected between first node 112-0 and a power supply voltage, while load device 118-1 can be connected between second node 112-1 and the same power supply voltage. In the very particular example shown, load devices (118-0 and 118-1) are connected to a first power supply voltage V1. While load devices can be formed with passive circuit elements, preferably load devices (118-0 and 118-1) can include active circuit elements. For example, each load device can have a control terminal (e.g., gate, base) connected to its corresponding controllable impedance path (e.g., drain, collector).

An output section 106 can drive an output node 120 between a first power supply voltage V1 and a second power supply voltage V2 based on the latched potentials at first and second nodes (112-0 and 112-1). In the example of FIG. 1, an output section 106 can include a load circuit 122, a first output device 124-0, and a second output device 124-1. Output node 120 can be driven toward first power supply voltage V1 by operation of second output device 124-1, and pulled toward a second power supply voltage V2 by operation of a load circuit 122. Even more particularly, load circuit 122 can be an active load circuit having its impedance controlled according to a first output device 124-0. Thus, when first and second nodes (112-0 and 112-1) are latched at one state, first output device 124-0 can be enabled, causing load circuit 122 to provide a low impedance between output node 120 and second power supply voltage V2. At the same time, second output device 124-1 can be disabled. As a result, output node 120 can be driven to second power supply voltage V2. Conversely, when first and second nodes (112-0 and 112-1) are latched at a second state, first output device 124-0 can be disabled, causing load circuit 122 to provide a high impedance between output node 120 and second power supply voltage V2. At the same time, second output device 124-1 can be enabled, causing output node 120 can be driven to a first power supply voltage V1.

In this way, a differential-to-single ended conversion circuit can include an input section in which sense devices both remain on (i.e., low impedance) or off (i.e., high impedance) until a switching point of differential input signals is reached. In the case where both sense devices remain on, at or very near to the switching point, one sense device can turn off, causing a latching state to switch. In the case where both sense devices remain off, at or very near to the switching point, one sense device can turn on, causing a latching state to switch.

Referring now to FIGS. 2A to 2F, various devices that can be utilized in an embodiment like that of FIG. 1 are shown in symbolic form. FIGS. 2A and 2B show insulated gate field effect transistors (IGFETs) of complementary conductivity types (i.e., n-channel and p-channel). FIGS. 2A and 2B do not show body connections for such transistors, but it is understood that bodies of such devices can be connected to voltage levels suitable for a desired performance. FIGS. 2C and 2D show bipolar transistors of opposite conductivity types (i.e., npn and pnp). FIGS. 2E and 2F shown junction FETs (JFETs) of complementary conductivity types (i.e., n-channel and p-channel).

Such transistors can form all, or selected portions of a circuit like that of FIG. 1. As but a few examples, sense devices (108-0 and 108-1) and latch devices (110-0 and 110-1) can be transistors of the same type and conductivity.

Similarly, load devices (118-0 and 118-1) can be FETs of the same conductivity type having their gates connected to their respective drains, or bipolar transistors of the same conductivity type having bases connected to collectors.

Within an output section 106, a load circuit 122 can include output devices (124-0 and 124-1) of the same type and conductivity. In particular arrangements, a load circuit 122 can be current mirror circuit by transistors of the same type, but opposite conductivity to output devices (124-0 and 124-1).

It is understood that different sections can be formed with different device types, or the same device types.

In this way, a differential-to-single ended converter circuit can be formed from various types of active devices, including but not limited to IGFETs, bipolar transistors and/or JFETs.

Referring now to FIG. 3, a latched differential-to-single ended signal converter circuit according to a second embodiment is shown in schematic diagram, and designated by the general reference character 300. A circuit 300 can include some of the same general sections as FIG. 1, thus like sections are referred to by the same reference character, but with the first digit being a “3” instead of a “1”.

FIG. 3 shows an arrangement in that can receive a potentially problematic latched differential signal (differential signals whose crossing point is very close to a maximum signal voltage) and convert it into a single-ended full swing logic signal with nearly the same duty cycle as the differential signal. That is, when latched differential signals having crossing points with essentially 50% duty cycles, a circuit 300 can provide a resulting output signal with a corresponding 50% duty cycle.

The circuit 300 FIG. 3 shows an example of a “NAND” type arrangement. An input section 302 can include a differential sense section 308 formed with two n-channel IGFETs N1 and N2, and latching section 308 formed with two n-channel IGFETs N3 and N4. Sense transistor N1 can have a gate connected to receive a first input signal IN+ and a source-drain path arranged in series with latching transistor N3 between first node 312-0 and a low power supply voltage Vss. Similarly, sense transistor N2 can have a gate connected to receive a second input signal IN− and a source-drain path arranged in series with latching transistor N4 between a second node 312-1 and low power supply voltage Vss.

Cross coupling of devices within latching section 310 can include latch transistor N3 having a gate connected to second node 312-1, and latch transistor N4 having a gate connected to first node 312-0.

A load section 304 can include a first and second load n-channel IGFETs N5 and N6 each in a “diode” configuration (gate connected to drain). Transistor N5 can have a gate and drain connected to first node 312-0 and a source connected to a low power supply voltage Vss. Transistor N6 can have a gate and drain connected to second node 312-1 and a source connected to a low power supply voltage Vss.

Output section 306 includes first output n-channel IGFET N7 and second output n-channel IGFET N8 and load circuit 322. Load circuit 322 can be a current mirror formed by p-channel IGFETs P1 and P2. In particular, transistor P1 can have a source-drain-path connected between a high power supply voltage Vcc and a source-drain path of transistor N7, and a gate connected to its drain and to a gate of transistor P2. Transistor P2 can have a source-drain path between a high power supply voltage Vcc and a source-drain path of transistor N8.

The embodiment of FIG. 3 can utilize differential input signals to steer current into load devices (N5 and N6). Currents drawn by such load devices (N5 and N6) can be mirrored in different legs of output section 306 (a leg formed by source-drain paths of P1/N7, and a leg formed by source-drain paths of P2/N8). However, such an arrangement does not steer a current via a differential pair of transistors, but can be conceptualized as “stealing” current via a NAND latch formed by transistors N1 to N4. An advantage of such a latching arrangement can be that a latched differential signal has a crossing point very close to its maximum voltage, and current steering can not be completed near the crossing point of such signals because both sense transistors (N1 and N2) are conducting current. Therefore, a latch operation of latching transistors (N3 and N4) can hold a current state until one of the sense transistors is switched “off”.

In this way, when a crossing point for differential input signals (IN+/IN−) is near a maximum value for such signals, sense transistors (N1 and N2) can be on simultaneously, but due to the cross-coupled configuration of latching devices (N3 and N4), a single switching operation can be generated at first and second nodes (312-0 and 312-1) when one such transistor is turned off.

Referring now to FIG. 4, another differential-to-single ended converter is shown in a schematic diagram. As in the case of the embodiment of FIG. 3, the circuit of FIG. 4 can receive a potentially problematic latched differential signal (in this case one whose crossing point is very close to a minimum signal voltage) and convert it into a single-ended full swing logic signal with nearly the same duty cycle as the differential signal. A circuit 400 can include many of the same general sections as FIG. 3, thus like sections are referred to by the same reference character, but with the first digit being a “4” instead of a “3”.

The circuit 400 FIG. 4 shows an example of a “NOR” type arrangement. An input section 402 can include a differential sense section 408 formed with two n-channel IGFETs N1′ and N2′, and latching section 410 formed with two n-channel IGFETs N3 and N4. However, unlike the arrangement of FIG. 3, sense transistor N1′ can have a source-drain path arranged in parallel with latching transistor N3 between first node 412-0 and a low power supply voltage Vss. Similarly, sense transistor N2′ can have a source-drain path arranged in parallel with latching transistor N4 between a second node 412-1 and low power supply voltage Vss.

In the very particular example of FIG. 4, load section 404 and output section 406 can be same as that of FIG. 3.

As in the embodiment of FIG. 3, a NOR latch formed by transistors N1′ to N4 can be conceptualized as “stealing” current provided by operation of sense transistors N1′ and N2′. An advantage of such a latching arrangement can be that a latched differential signal has a crossing point very close to its minimum voltage, and current steering is not completed near the crossing point of such signals because both sense transistors (N1′ and N2′) are not conducting current. Therefore, a latch operation of latching transistors (N3 and N4) can hold a current state until one of the sense transistors is switched “on”.

In this way, when a crossing point for differential input signals (IN+/IN−) is near a minimum value for such signals, sense transistors (N1 and N2) can be off simultaneously, but due to the cross-coupled configuration of latching devices (N3 and N4), a single switching operation can be generated at first and second nodes (412-0 and 412-1).

The embodiments described above can provide conversion between differential input signals to a single ended full swing output signal by steering current to load devices (e.g., 118-0/118-1, N5/N6) in order to produce near 50% duty cycle output.

While the above embodiments have shown differential-to-single ended conversion circuits, the present invention can also include other circuit arrangements. Two particular examples of such circuits will now be described with reference to FIGS. 5 and 6.

Referring now to FIG. 5, an oscillator circuit according to another embodiment is shown in a block schematic diagram and designated by the general reference character 500. An oscillator circuit can be a ring type oscillator circuit that includes an odd number of delay stages 502-0 to 502-n arranged into a ring. Each delay stage (502-0 to 502-n) can receive differential input signals, and delay such signals to generate differential output signals for a next stage in the ring. In the particular example of FIG. 5, each delay stage (502-0 to 502-n) can have a delay controlled according to a control voltage Ve.

However, unlike conventional ring oscillator circuits, the embodiment of FIG. 5 can also include an output stage 504. An output stage 504 can convert an oscillating differential signal generated by delay stages (502-0 to 502-n) into a single ended signal that varies between two voltage levels (e.g., V1/V2, Vcc/Vss). In such an arrangement, even if differential signals have a cross over point that is near a maximum or minimum input signal level, an output signal can be generated that is accurate and can provide a 50% duty cycle. More particularly, if oscillator differential signals have high cross over point (e.g., near maximum level), an output stage 504 can be a latching NAND type differential-to-single ended converter signal, like those described herein. If oscillator differential signals have a low cross over point (e.g., near minimum level), an output stage 504 can be a latching NOR type differential-to-single ended converter signal like those described herein.

It is noted that an output stage (e.g., 504) is preferably utilized with a VCO that generates differential signals having high or low crossing points, as noted above. While the embodiments above can accept differential signals with center voltage crossing points, such arrangements may suffer from inaccuracy and/or duty cycle distortion.

In this way, a ring oscillator can include a latching differential to single ended converter to generate a single ended output signal, even if the oscillator operates with differential signals that cross near a maximum or minimum signal level.

Referring now to FIG. 6, a phase locked loop (PLL) circuit according to a fifth embodiment is shown in a block schematic diagram and designated by the general reference character 600. A PLL 600 can include a phase detector 602, a filter section 604, a voltage controlled oscillator (VCO) 606, an output stage 608, and a feedback path 610. A phase detector 602 can receive an input signal Sin and a feedback signal Sfdbk, and determine a phase difference between such values ph_diff. A phase difference value ph_diff can be filtered by a filter section to generate a control voltage Ve. A VCO 606 can be a ring oscillator that generates a differential signal IN+/IN− whose output frequency can vary according to control voltage Ve. As but one example, a VCO can be a ring oscillator signal like that shown as 500 in FIG. 5.

Referring still to FIG. 6, output stage 608 can receive differential input signals IN+/IN−, and in response thereto, generate a single ended output signal Sout. An output stage 608, like that shown as 504 in FIG. 5, can be a latching NAND type differential-to-single ended converter signal or a latching NOR type differential-to-single ended converter signal, including any of the embodiments shown in FIG. 1, 3 or 4, or variations of such circuits noted herein.

A feedback path 610 can couple output signal Sout back to phase detector 602 as feedback signal Sfdbk. According to the particular PLL application, a feedback path 610 may also include a frequency divider or multiplier.

In this way, a PLL circuit can include a latching differential to single ended converter to generate an output signal from a VCO that generates differential input signals.

Advantages of the improved solution include that it can be suitable for differential to single ended signal conversion for a latched voltage controlled oscillator architecture and provide a near 50% output duty cycle. Conventional differential comparator architectures, typically used for differential delay cell voltage controlled oscillators, may not be suitable due to the either high or low voltage crossing points for the latched differential output signals and the small differential input voltage at the differential input crossing point.

Referring now to FIGS. 7 to 12, various alternate embodiments will now be described. FIG. 7 shows a first alternate NAND type input section 700. Such an input section can be used in place other input sections described above, for example, in place of input section 302 shown in FIG. 3. A NAND type input section 700 can include the same general circuit components of the input section shown as 302 in FIG. 3. Unlike the arrangement of FIG. 3, positions of sense devices (N3′ and N4′) and latching devices (N1″ and N2″) can be reversed. Thus, sense devices (N3′ and N4′) can have source-drain paths connected to a low power supply voltage Vss, while latching devices (N1″ and N2″) can have source-drain paths directly connected to first and second nodes 712-0 and 712-1.

Referring now to FIG. 8, another alternate NAND type input section is designated by the general reference character 800. Such an input section can be used in place other input sections described above. A NAND type input section 800 can have the same general configuration as that shown as 302 in FIG. 3. Unlike the arrangement of FIG. 3, sense devices (P3 and P4) and latching devices (P5 and P6) can be p-channel IGFETs.

FIG. 9 shows a NAND type input section having the same general construction as that of FIG. 7, but with p-channel IGFETs.

Referring now to FIG. 10, an alternate NOR type input section is designated by the general reference character 1000. Such an input section can be used in place other input sections described above. A NOR type input section 1000 can have the same general configuration as that shown as 402 in FIG. 4. Unlike the arrangement of FIG. 4, sense devices (P3″ and P4″) and latching devices (P5″ and P6″) can be p-channel IGFETs.

Referring now to FIG. 11, an alternate load section is designated by the general reference character 1100. A load section 1100 can have the same general configuration as that shown as 304 in FIG. 3. Unlike the arrangement of FIG. 3, load devices (P7 and P8) can be p-channel IGFETs. Preferably, a load section 1100 can be utilized in combination with input sections having p-channel devices, like those shown in FIGS. 8-10.

Referring now to FIG. 12, an alternate output section is designated by the general reference character 1200. Output section 1200 can have the same general configuration as that shown as 306 in FIG. 3. Unlike the arrangement of FIG. 3, output devices P9 and P10 can be p-channel IGFETs, while load circuit 1222 can be formed from n-channel IGFETs.

Of course, the various circuit sections described in the various embodiments can include n-channel JFETs in place of n-channel IGFETs and p-channel JFETs in place of p-channel IGFETs. Similarly, alternate embodiments can also include npn bipolar transistors in place of n-channel IGFETs, and pnp bipolar transistors in place of p-channel IGFETs.

For purposes of clarity, many of the details of the embodiments that are widely known and are not relevant to the present invention have been omitted from the following description.

It should be appreciated that reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Therefore, it is emphasized and should be appreciated that two or more references to “an embodiment” or “one embodiment” or “an alternative embodiment” in various portions of this specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures or characteristics may be combined as suitable in one or more embodiments of the invention.

It is understood that the embodiments of the invention may be practiced in the absence of an element and or step not specifically disclosed. That is, an inventive feature of the invention can be elimination of an element.

Similarly, it should be appreciated that in the foregoing description of exemplary embodiments of the invention, various features of the invention are sometimes grouped together in a single embodiment, figure, or description thereof for the purpose of streamlining the disclosure aiding in the understanding of one or more of the various inventive aspects. This method of disclosure, however, is not to be interpreted as reflecting an intention that the claimed invention requires more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive aspects lie in less than all features of a single foregoing disclosed embodiment. Thus, the claims following the detailed description are hereby expressly incorporated into this detailed description, with each claim standing on its own as a separate embodiment of this invention. 

1. A differential-to-single ended converter circuit, comprising: an input section that includes: an input differential transistor pair including a first input transistor having a control terminal coupled to a first differential input and a controllable impedance path coupled to a first detect node, and a second input transistor having a control terminal coupled to a second differential input and a controllable impedance path coupled to a second detect node; a first current path and a second current path separate from the first current path; a latching transistor pair including a first latch transistor and a second latch transistor, the first latch transistor having a control terminal coupled to the second detect node, the first latch transistor including a controllable impedance path coupled between the first current path and the first detect node only through the controllable impedance path of the first input transistor, wherein the controllable impedance path of the first latch transistor extends to a first power supply potential node via said first current path only to apply the first power supply potential directly to the controllable impedance path of the first latch transistor, and the second latch transistor having a control terminal coupled to the first detect node, the second latch transistor including a controllable impedance path coupled between the second current path and the second detect node only through the controllable impedance path of the second input transistor, wherein the controllable impedance path of the second latch transistor extends to the first power supply potential node via said second current path only to apply the first power supply potential directly to the controllable impedance path of the second latch transistor; and an output stage that enables and disables impedance paths between an output node and the first power supply node and a second power supply node according to the potentials at the first detect node and the second detect node.
 2. The differential-to-single ended converter circuit of claim 1, wherein: the controllable impedance path of the first input transistor is coupled in series with the controllable impedance path of the first latch transistor; and the controllable impedance path of the second input transistor is coupled in series with the controllable impedance path of the second latch transistor.
 3. The differential-to-single ended converter circuit of claim 1, wherein: the controllable impedance path of the first input transistor is coupled in parallel with the controllable impedance path of the first latch transistor; and the controllable impedance path of the second input transistor is coupled in parallel with the controllable impedance path of the second latch transistor.
 4. The differential-to-single ended converter circuit of claim 1, wherein: the first input transistor, second input transistor, first latch transistor, and second latch transistor comprise transistors of the same conductivity type.
 5. The differential-to-single ended converter circuit of claim 1, wherein: the first latch transistor and second latch transistor are selected from a group consisting of n-channel insulated gate field effect transistors (IGFETs) and p-channel IGFETs.
 6. The differential-to-single ended converter circuit of claim 1, wherein: the first and second latch transistors are selected from a group consisting of insulated gate field effect transistors, bipolar transistors: and junction field effect transistors.
 7. The differential-to-single ended converter circuit of claim 1, further including: a first output transistor having a controllable impedance path coupled between the output node and the first power supply node, and a control terminal coupled to the first detect node.
 8. The differential-to-single ended converter circuit of claim 7, further comprising: a load circuit having a first load impedance coupled between the second power supply node and the controllable impedance path of the first output transistor.
 9. The differential-to-single ended converter circuit of claim 8, wherein the load circuit includes a current mirror circuit comprising: a first mirror transistor with a controllable impedance path coupled between the output node and the second power supply node, a second mirror transistor with a controllable impedance path coupled to the second power supply node and a control terminal coupled to a control terminal of the first mirror transistor; and a second output transistor having a controllable impedance path coupled between the second mirror transistor and the first power supply node, and a control terminal coupled to the second detect node.
 10. The differential-to-single ended converter circuit of claim 1, further including: a first detect load device that provides an impedance between the first detect node and the first power supply node; and a second detect load device that provides an impedance between the second detect node and the first power supply node.
 11. The differential-to-single ended converter circuit of claim 10, wherein: the first detect load device and second detect load device both comprise transistors having control terminals coupled to their respective controllable impedance paths.
 12. The differential-to-single ended converter circuit of claim 1, further comprising: a plurality of delay stages arranged in series with one another including an output delay stage that outputs a dual signal differential voltage as inputs to the first and second differential inputs.
 13. The differential-to-single ended converter circuit of claim 12, wherein: the plurality of delay stages are coupled in a ring to form a ring oscillator, at least one delay stage having a delay controlled according to a control voltage; and a phase detector having a first input coupled to receive an input signal and a second input coupled to receive a feedback signal, the phase detector providing a phase difference value corresponding to a difference in phase between the input signal and the feedback signal; a control voltage generator that generates the control voltage based on the phase difference value; and a feedback path coupled between the output node and the second input of the phase detector.
 14. The differential-to-single ended converter circuit of claim 1, further including: a first current source coupled between the second power supply node and the controllable impedance path of the first input transistor; and a second current source coupled between the second power supply node and the controllable impedance path of the second input transistor. 